Systemverilog for Verification A Guide to Learning the Testbench Language Features /
Published in: | Springer e-books |
---|---|
Main Author: | Spear, Chris |
Corporate Author: | SpringerLink (Online service) |
Format: | eBook |
Language: | English |
Published: |
Boston, MA :
Springer Science+Business Media, LLC,
2006.
|
Subjects: | |
Online Access: | http://dx.doi.org/10.1007/b138536 Перейти в каталог НБ ТГУ |
Similar Items
-
System Verilog for Verification A Guide to Learning the Testbench Language Features /
by: Spear, Chris
Published: (2008) -
SystemVerilog for Design A Guide to Using SystemVerilog for Hardware Design and Modeling /
by: Sutherland, Stuart
Published: (2006) -
Scalable Hardware Verification with Symbolic Simulation
by: Bertacco, Valeria
Published: (2006) -
Hardware Verification with SystemVerilog An Object-Oriented Framework /
by: Mintz, Mike
Published: (2007) -
CMOS Active Inductors and Transformers Principle, Implementation, and Applications /
by: Yuan, Fei
Published: (2008)