|
|
|
|
LEADER |
01535nmm a22003735u 4500 |
001 |
vtls000355432 |
003 |
RU-ToGU |
005 |
20210922023243.0 |
007 |
cr nn 008mamaa |
008 |
090506s2006 xx j eng d |
020 |
|
|
|a 9781402048227
|
035 |
|
|
|a to000355432
|
039 |
|
9 |
|y 200905062344
|z Александр Эльверович Гилязов
|
040 |
|
|
|a Springer
|c Springer
|d RU-ToGU
|
100 |
1 |
|
|a Wehmeyer, Lars.
|9 313458
|
245 |
1 |
0 |
|a Fast, Efficient and Predictable Memory Accesses
|h Электронный ресурс
|b Optimization Algorithms for Memory Architecture Aware Compilation /
|c by Lars Wehmeyer, Peter Marwedel.
|
260 |
|
|
|a Dordrecht :
|b Springer,
|c 2006.
|9 728331
|
650 |
|
0 |
|a Computer Science
|9 155490
|
650 |
|
0 |
|a electronics
|9 303071
|
650 |
|
0 |
|a engineering
|9 224332
|
650 |
|
0 |
|a Optical materials
|9 303073
|
650 |
|
0 |
|a Systems engineering
|9 303074
|
650 |
1 |
4 |
|a Engineering
|9 224332
|
650 |
2 |
4 |
|a Circuits and Systems
|9 303075
|
650 |
2 |
4 |
|a Electronics and Microelectronics, Instrumentation
|9 303076
|
650 |
2 |
4 |
|a Optical and Electronic Materials
|9 303078
|
650 |
2 |
4 |
|a Processor Architectures
|9 303114
|
700 |
1 |
|
|a Marwedel, Peter.
|9 306220
|
710 |
2 |
|
|a SpringerLink (Online service)
|9 143950
|
773 |
0 |
|
|t Springer e-books
|
856 |
4 |
0 |
|u http://dx.doi.org/10.1007/1-4020-4822-X
|
856 |
|
|
|y Перейти в каталог НБ ТГУ
|u https://koha.lib.tsu.ru/cgi-bin/koha/opac-detail.pl?biblionumber=232085
|
950 |
|
|
|a Engineering (Springer-11647; ZDB-2-ENG)
|
999 |
|
|
|c 232085
|d 232085
|