Masking circuit faults and Trojan circuit injections using sat solvers

Combinational circuit C composed of gates and its sub-circuit with set V of output nodes and set U of input nodes are considered. The set V consists of output nodes of fault gates of the circuit C (only logical faults are examined) and fault free gates, the inputs of which are at the same time lines...

Full description

Bibliographic Details
Published in:Russian physics journal Vol. 63, № 12. P. 2178-2188
Other Authors: Matrosova, Anzhela Yu, Provkin, V. А., Tychinskiy, V. Z., Nikolaeva, Ekaterina A., Goshin, G. G.
Format: Article
Language:English
Subjects:
Online Access:http://vital.lib.tsu.ru/vital/access/manager/Repository/koha:000897140
Перейти в каталог НБ ТГУ
LEADER 02962nab a2200385 c 4500
001 koha000897140
005 20230320002036.0
007 cr |
008 220628|2021 ru s a eng d
024 7 |a 10.1007/s11182-021-02287-5  |2 doi 
035 |a koha000897140 
040 |a RU-ToGU  |b rus  |c RU-ToGU 
245 1 0 |a Masking circuit faults and Trojan circuit injections using sat solvers  |c A. Yu. Matrosova, V. А. Provkin, V. Z. Tychinskiy [et al.] 
336 |a Текст 
337 |a электронный 
504 |a Библиогр.: 11 назв. 
520 3 |a Combinational circuit C composed of gates and its sub-circuit with set V of output nodes and set U of input nodes are considered. The set V consists of output nodes of fault gates of the circuit C (only logical faults are examined) and fault free gates, the inputs of which are at the same time lines in that Trojan circuit payloads are injected. A procedure of forming the set U, as a rule, depends on circuit C fabrication technology and is out of our consideration. We suggest recovering the circuit C behavior by using as much as possible simple masking circuits (patch circuits). Masking circuit inputs are connected with nodes from the set U, and outputs are united either with nodes that are fed by nodes from the set V or directly with nodes from the set V. The conventional way of recovering the circuit C behavior (in the frame of Engineering Change Order (ECO) technologies) is based on using results of circuit C simulation. This way guarantees correct circuit C behavior only on a set of Boolean vectors applied during simulation. We suggest using incompletely specified Boolean functions of nodes from V in the frame of ECO technologies, which allows guaranteeing correct behavior of the circuit C among all its input Boolean vectors. Deriving the incompletely specified Boolean functions is connected with applying SAT solvers. Having got these functions, we then obtain the masking circuit (patch circuit) using ESPRESSO and ABC systems 
653 |a комбинационные схемы 
653 |a функция наблюдаемости 
653 |a конъюнктивная нормальная форма 
653 |a SAT-решатели 
653 |a троянские программы 
655 4 |a статьи в журналах  |9 879358 
700 1 |a Matrosova, Anzhela Yu.  |9 106598 
700 1 |a Provkin, V. А.  |9 808507 
700 1 |a Tychinskiy, V. Z.  |9 801402 
700 1 |a Nikolaeva, Ekaterina A.  |9 371141 
700 1 |a Goshin, G. G.  |9 808508 
773 0 |t Russian physics journal  |d 2021  |g Vol. 63, № 12. P. 2178-2188  |x 1064-8887 
852 4 |a RU-ToGU 
856 4 |u http://vital.lib.tsu.ru/vital/access/manager/Repository/koha:000897140 
856 |y Перейти в каталог НБ ТГУ  |u https://koha.lib.tsu.ru/cgi-bin/koha/opac-detail.pl?biblionumber=897140 
908 |a статья 
999 |c 897140  |d 897140 
039